Clock signal

Results: 332



#Item
31Paper Title (use style: paper title)

Paper Title (use style: paper title)

Add to Reading List

Source URL: mesl.ucsd.edu

Language: English - Date: 2012-04-03 01:39:08
32Chapter 1 Performance Measures Reading: The corresponding chapter in the 2nd edition is Chapter 2, in the 3rd edition it is Chapter 4 and in the 4th edition it is Chapter 1.  When selecting a computer, there are differen

Chapter 1 Performance Measures Reading: The corresponding chapter in the 2nd edition is Chapter 2, in the 3rd edition it is Chapter 4 and in the 4th edition it is Chapter 1. When selecting a computer, there are differen

Add to Reading List

Source URL: eceweb.ucsd.edu

Language: English - Date: 2015-07-31 19:30:10
33Clean Data with a Wide Open Eye The world’s fastest logic series, the ECLinPS-Plus™ Logic Series from ON Semiconductor, also delivers telecommunications and networking designers a wide open eye pattern. In part, the

Clean Data with a Wide Open Eye The world’s fastest logic series, the ECLinPS-Plus™ Logic Series from ON Semiconductor, also delivers telecommunications and networking designers a wide open eye pattern. In part, the

Add to Reading List

Source URL: www.steinwrites.com

Language: English - Date: 2009-03-19 17:34:20
34Clock Synchronization with Bounded Global and Local Skew (Extended Abstract) ∗ Christoph Lenzen Computer Engineering and Networks Laboratory ETH Zurich, Switzerland

Clock Synchronization with Bounded Global and Local Skew (Extended Abstract) ∗ Christoph Lenzen Computer Engineering and Networks Laboratory ETH Zurich, Switzerland

Add to Reading List

Source URL: disco.ethz.ch

Language: English - Date: 2014-09-26 08:36:54
35Clock Synchronization with Bounded Global and Local Skew∗ Christoph Lenzen, Thomas Locher, Roger Wattenhofer {lenzen, lochert, wattenhofer}@tik.ee.ethz.ch Computer Engineering and Networks Laboratory (TIK) ETH Zurich,

Clock Synchronization with Bounded Global and Local Skew∗ Christoph Lenzen, Thomas Locher, Roger Wattenhofer {lenzen, lochert, wattenhofer}@tik.ee.ethz.ch Computer Engineering and Networks Laboratory (TIK) ETH Zurich,

Add to Reading List

Source URL: www.tik.ee.ethz.ch

Language: English - Date: 2015-05-18 12:15:51
36Proposed VLBI Standard Hardware Interface Specification – VSI-H 11 May 2000 Table of Contents.

Proposed VLBI Standard Hardware Interface Specification – VSI-H 11 May 2000 Table of Contents.

Add to Reading List

Source URL: vlbi.org

Language: English - Date: 2009-08-18 16:35:00
37VLBI Standard Hardware Interface Specification – VSI-H RevisionAugust 2000 Table of Contents 0. 1.

VLBI Standard Hardware Interface Specification – VSI-H RevisionAugust 2000 Table of Contents 0. 1.

Add to Reading List

Source URL: vlbi.org

Language: English - Date: 2009-08-18 16:35:01
38Maintaining Constructive Interference Using Well-Synchronized Sensor Nodes Michael K¨onig Roger Wattenhofer

Maintaining Constructive Interference Using Well-Synchronized Sensor Nodes Michael K¨onig Roger Wattenhofer

Add to Reading List

Source URL: www.tik.ee.ethz.ch

Language: English - Date: 2016-05-28 20:06:44
39Maintaining Constructive Interference Using Well-Synchronized Sensor Nodes Michael König Roger Wattenhofer ETH Zurich – Distributed Computing – www.disco.ethz.ch

Maintaining Constructive Interference Using Well-Synchronized Sensor Nodes Michael König Roger Wattenhofer ETH Zurich – Distributed Computing – www.disco.ethz.ch

Add to Reading List

Source URL: www.tik.ee.ethz.ch

Language: English - Date: 2016-05-28 20:06:44
40Accurate emulation of CPU performance Tomasz Buchert1 , Lucas Nussbaum2 , and Jens Gustedt1 1 2  INRIA Nancy – Grand Est

Accurate emulation of CPU performance Tomasz Buchert1 , Lucas Nussbaum2 , and Jens Gustedt1 1 2 INRIA Nancy – Grand Est

Add to Reading List

Source URL: www.loria.fr

Language: English